

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

Japanese Patent Laid-Open Publication No. Heisei 9-8205

(TITLE OF THE INVENTION)

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

(CLAIMS)

1. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:

10      inner leads having the thickness less than that of the lead frame blank; and

15      terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are

20      coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond a resin encapsulate, each inner lead

25      possessing a rectangular cross-section and having four

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:

inner leads having the thickness less than that of the lead frame blank; and

terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10       3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15

4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20

5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

25

6. The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

15 The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

20

(DESCRIPTION OF THE PRIOR ART)

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated 25 semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513 to be electrically connected to the associated circuits, inner leads 1512 formed integrally with the outer leads 1513, bonding wires 1530 for electrically connecting the 5 tips of the inner leads 1512 to the bonding pad 1521 of the semiconductor chip 1520, and a resin 1540 encapsulating the semiconductor chip 1520 to protect the semiconductor chip 1520 from external stresses and contaminants. This resin-encapsulated semiconductor device, after mounting the 10 semiconductor chip 1520 on the bonding pad 1521, is manufactured by encapsulating the semiconductor chip 1520 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1512 is equal to that of the bonding pads 1521 of the semiconductor chip 1520. 15 And, FIG. 15(b) shows the configuration of a monolayer lead frame used as an assembly member of the resin-encapsulated semiconductor device shown in FIG. 15a. Such a lead frame includes the bonding pad 1511 for mounting the semiconductor chip, the inner leads 1512 to be electrically connected to the semiconductor chip, the outer lead 1513 which is integral with the inner leads 1512 and is to be electrically connected to the associated circuits. This 20 also includes dam bars 1514 serving as a dam when encapsulating the semiconductor chip with the resin, and a frame 1515 serving to support the entire lead frame 1510. 25

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy (a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b) (D) is a cross-sectional view taken along the 5 line F1-F2 of FIG. 15(b) (1).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the 10 increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, 15 particularly quad plate package (QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are 20 fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for 25 forming semiconductor packages having a large number of

Pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100s of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80  $\mu$ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.5 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged at pitches in the range of 0.13 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing a thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to withstand external forces that may be applied thereto in the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half-etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

15 (SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of 20 an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting 25 the requirement for an increase in the number of terminals

and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5 According to one aspect of the present invention there is provided a resin-encapsulated semiconductor using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of the inner leads is less than that of the lead frame blank; and terminal columns comprising inner leads having the thickness less than that of the lead frame blank; and terminal columns connected to the inner leads and having the same thickness as with the lead frame blank, the terminal columns being disposed in a column-shaped configuration which is adapted to be electrically connected to an external circuit, the columns being disposed outside of the inner lead frame blank in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solder, etc. and exposed to the outside beyond the resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a

10

15

20

25

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, 10 a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the 15 semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present 20 invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner 25 leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

2 mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

20

(EMBODIMENTS)

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, 25 a resin-encapsulated semiconductor device in accordance

with a first embodiment of the present invention described hereinafter with reference to FIGS. 1 to 3. FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line 51-52 of FIG. 1. Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGS. 1 and 2, a drawing reference numeral 100 represents an encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 132 terminal columns, 133A terminal portions, 133B surfaces, 133S a top surface, 135 a die pad, and 136 a resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 2, the semiconductor chip 110 is placed inward of the

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 115 at one surface thereof which is opposed to the other surface thereof where the electrodes pads 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 131B of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 180, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 1(a) is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40 mm whereas the portions 10 of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which 15 is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, 20 as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

25 In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(2). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(3), and a semiconductor device is then mounted on the lead frame.

20        Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131AB of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131A5 of the inner leads 131 are bonded with each other using wires 120 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press 15 to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces

of the terminal columns 133 are covered thereby (FIG. 6(f)). At this time, the protective frame 180 functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desired mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

20 A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated over both surfaces of the lead frame blank 1110 made of a 42% nickel-iron alloy and having a thickness of about 0.15 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively (FIG. 11(a)).

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 1110, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the resist patterns are etched using a 48 Be' ferric chloride solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm<sup>2</sup>. The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth  $h$  corresponding to  $2/3$  of the thickness of the lead frame blank (FIG. II(c)).

5        Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the resist pattern 1120A is formed. Subsequently, the surface provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Incotec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to cover the resist pattern 1120A (FIG. II(c)).

20       It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that the etch-resistant layer 1180 be coated over the entire

portion of the surface formed with the first recess 5 and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses. Although the etch-resistant layer 1180 was employed in embodiment, it is an alkali-soluble wax, any surface 10 resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used. For forming the etch-resistant layer 1180 is not limited 15 the above-mentioned wax, but may be a wax of a UV-type. Since each first recess 1130 etched by the primary etching process at the surface formed with the part adapted to form a desired shape of the inner lead is filled up with the etch-resistant layer 1180, it is further etched in the following secondary etching process. The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is 20 possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in 25 secondary etching process. Then, the lead frame blank

subjected to a secondary etching process. In this secondary etching process, the lead frame blank 1100 is etched at its surface formed with first recesses 1150, having a flat etched bottom surface, to completely 5 perforate the second recesses 1160, thereby forming the tips of inner leads 131A (FIG. 11(d)).

The bottom surface 1170 of each recess formed by the primary etching process is flat. However, both side surfaces of each recess positioned at opposite sides of the bottom surface 1170 have a concave shape depressed toward the inside of the inner lead. Then, the lead frame blank 10 is cleaned. After completion of the cleaning process, the etch-resistant layer 1180, and resist films (resist patterns 1120A and 1120B) are sequentially removed. Thus, 15 a lead frame 130A having a structure of FIG. 9(a) is obtained in which tips of the inner leads 131A are arranged at a fine pitch. The removal of the etch-resistant layer 1180 and resist films (resist patterns 1120A and 1120B) is achieved using a sodium hydroxide solution serving to 20 dissolve them.

The processes for manufacturing the lead frame as shown in FIG. 11, is to form by means of etching the lead frame having the tips of the inner leads used in this embodiment of the present invention, which have a thickness 25 less than that of the lead frame. Especially, the first

surfaces 131Aa of the tips of the inner leads as shown in FIG. 1, are flushed with one surfaces of remaining portions of the inner leads having the same thickness with the lead frame while being opposed to the second surfaces 131Ab, and the third and fourth surfaces are formed to have a concave shape which is depressed toward the inside of the inner leads. Where a semiconductor chip is mounted on the second surfaces 131Ab of the inner leads by means of bumps for an electrical connection therebetween, as in a semiconductor device according to a third embodiment as will be described hereinafter, an increased tolerance for the connection by bumps is obtained when the second surface 131Ab has a concave shape depressed toward the inside of the inner lead. To this end, an etching method shown in FIG. 12 is adopted in this case. The etching method shown in FIG. 12 is the same as that of FIG. 11 in association with its primary etching process. After completion of the primary etching process, the etching method is conducted in a manner different from that of the etching method of FIG. 11 in that the second etching process is conducted at the side of the first recesses 1150 after filling up the second recesses 1160 by the etch-resist layer 1180, thereby completely perforating the second recesses 1160. At this time, by implementing the primary etching process, etching at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGs. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness  $t$  of the inner lead tip which is finally obtained. For example, where the blank has a thickness  $t$  reduced to 50  $\mu\text{m}$ , the inner leads can have a fineness corresponding to a lead width  $W_1$  of 100  $\mu\text{m}$  and a tip pitch  $p$  of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness  $t$  of about 30  $\mu\text{m}$  and a lead

width  $W_1$  of 70  $\mu\text{m}$ , it is possible to form inner leads having a fineness corresponding to an inner lead pitch  $p$  of 0.12  $\mu\text{m}$ . Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness  $t$  and the lead width  $W_1$ . That is to say, an inner lead tip pitch  $p$  up to 0.08  $\mu\text{m}$ , a blank thickness  $t$  up to 25  $\mu\text{m}$ , and a lead width  $W_1$  up to 40  $\mu\text{m}$  can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(c)(a)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(c)(b), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereto. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

10 The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width  $w_1$  15 slightly greater than the width  $w_2$  of an opposite surface. The widths  $w_1$  and  $w_2$  (about 1000  $\mu$ m) are more than the width  $w$  at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having 20 opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as 25 shown in FIG. 13(1)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13, (a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(1) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(2) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(2). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(2)(a) or FIG. 13(2)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGS. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment of the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGS. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solderers are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 270, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231AB of the inner leads 231 by wires 220. Also, in the case of this 5 second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated 10 semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, 15 respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGS. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which 20 is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire 25

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 200 is fastened together with the inner leads 230 by the reinforcing fastener tape 260. Also, the cutting process 5 for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(2), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGs. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGS. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100  $\mu$ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(2)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5       Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference-numeral 400 represents a semiconductor device, 410 a semiconductor chip, 411 pads, 430 a lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on which the pads 411 are disposed is fastened to the second

surfaces 431Ab of the inner leads 431 by the insulating adhesive 470, and the pads 411 and the first surfaces 5 of the inner leads 431 are electrically connected with other by wires 420. The semiconductor device of fourth embodiment uses the same lead frame which is used in the third embodiment, which has the contour as shown in FIG. 10(a) and 10(b). Also, in the case of this embodiment, as in the case of the first and second embodiments, the electrical connection between the res 10 encapsulated semiconductor device 400 of this embodiment and an external circuit is achieved by mounting the res encapsulated semiconductor device 400 via the terminal portions 433A each being made of a semi-spherical solder on a printed circuit substrate, with the terminal portion 433A located on the top surfaces of the terminal column 433, respectively.

FIG. 7(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the fourth embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 7(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal portions. Because the protective frame is not used and the side surfaces 433B of the terminal columns 433

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-encapsulated semiconductor device in accordance with this invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay time.

59:543 v1

59:543 v1

特開平9-8205

(1) 公及 E 等 5 例 (1993)

(\$1) fac. C1.

卷之四

F 1  
R01L 23/50

11/11

211

(11) 8869 4837-170498

(11) 588 4674 (1993) 6 1 1 B

WENX 000002897

大正本草学大系

支那の歴史 - 1819

111 集 品

莫高窟藏经洞文书集 - T8131.3

大日本圖書出版社

11) १४८ एक ३

西藏民族研究所藏文資料 - 丁巳 113

## 大日本勅使國事記


(11) 代理人 天皇士 小田 田嶋

(54) (兄弟の名前) はな禁止を平野地区

(11) (正四) (修正文)

（目的） 多元化に対する、且つ、アフターリードの販売ボレや平野の向にむかえてどうおこなはるかを立意する。

(横庄) 一括的に連結したリードフレームまたは同じ  
部との外側回路と接続するための比較の電子部<sup>133</sup>と  
を有し、且つ、電子部はインナーリードの内側部にあり  
てインナーリードに沿してはみ方角に偏位して並けられ  
ており、電子部の先端部に半導体からなる電子部を有  
し、電子部モリ止端部部から突出させ、電子部の外側  
部の側面をモリ止端部部から突出させており、インナ  
ーリードは、断面形状が四方見て第1面<sup>134</sup> A<sub>1</sub>、第2  
面A<sub>2</sub>、第3面A<sub>3</sub>、第4面A<sub>4</sub>の順序を有しておる。  
かつ第1面にリードフレームまたは同じ部このねの部分  
の一方の面と同一平面上にあって第2面に向をもってお  
り、第3面、第4面はインナーリードの内側に向かって  
こんだ状態に配置されておる。



### (マダガスカル)

(ココロ1) 2段ニッティング加工によりインナーリードの底をカリードフレーム三寸の底をよりし底面にたたか  
加工二段たリードフレームを用いたモードが底面であつて、輪底リードフレームに、リードフレーム本体よりし  
周辺のインナーリードと、エインナーリードに一組に  
組みしたリードフレーム三寸と同じ底との外周部分と用  
意するための底はのモードとを有し、且つ、モードはイ  
ンナーリードの外周部においてインナーリードに対して  
底の方向に底を反して設けられており、モードの元底に  
モードからなるモード底を広げ、モード底を引止め板から  
底を出させ、モードの外周部のモードを引止め板から  
底を出させており、インナーリードは、モード底はが底面  
で第1底、第2底、第3底、第4底の4面を有しており、かつ第1底はリードフレーム本体と同じ底との他の  
部分の一方の面と同一平面上にあって第2底に向を合つ  
ており、第3底、第4底はインナーリードの外周に向か  
つて凹んだ形状に形成されていうことを外周とすら呼  
ぶ止め板と底面。

〔図ス版2〕 2号ニッティング加工によりインナーリードの底面がリードフレーム底面の底面と上りし内側に加工されたリードフレームを用いたときは次第であつて、既成リードフレームに、リードフレーム底面よりも内側のインナーリードと、はインナーリードに一本的に並びしたリードフレーム底面と同じはその内側面がとげ取るための底面の底面とをすし、且つ、該底面はインナーリードの内側面においてインナーリードに加工してほろ方向に直交して抜けられており、該底面の元底の一端を封止用接着剤から取出させて該底面とし、該底面の内側面の底面を封止用接着剤から取出させており、インナーリードは、既成底面がほろ方向で第1面、第2面、第3面、第4面の4面の4面を有しており、かつ第1面にリードフレーム底面と同じ底面の他の部分の一方の面と同一に並んであって第2面に向をもつており、第3面、第4面はインナーリードの内側に向かって凹んだ底面に形成されていて、これを各面とする底面封止用接着剤は底面。

〔北支那3〕 北支那1ないし2において、中高年男子  
にインナーリード筋に罹り、日本近体二子の発音部は  
「イ」にてインナーリードと舌尖間に形成されていうこ  
とを内因とすら指摘せし者甚多。

〔はゞ場4〕 フォロフにおいて、リードフレームにダイバッドを差しており、半導体素子にダイバッド上に吸着され、固定されていることを内面とすると、接続止端部は半導体素子。

〔記者質問〕 はゞねうにおいて、リードフレームにダイパッドを貼らないもので、これはなぜにインナーリードとともに実性固定用テープにより固定されていらっしゃるのを防ぐとてうるおき止まりはないとは。

(出次第6) 本部署がないしろにおいて、モニタモテ

は本品はステンレス鋼の表面をインテリードのまま

に施設を構成するにより寄託されており、且つは施設の  
施設はワイヤによりインテリードの内にまとめて  
に施設をつくることをアコトとするとおおむねは  
は。

(ルコフフ) ロエヨ! ないし 2において、ミヌロヌニ  
はパンプによりインテーリードの声2年に因るるにて  
氣味にインテーリードとは思していふことを取たてて  
不器用生型を現れる。

(日本の古典文学)

10 (0001)

(820上) がヨルヒル エヌ映に、エヌはエヌの多ニニル  
にガルで、エフ、アフターリードの区エヌレ (ニニエ  
ー) やアフターリードのモモ (コブラテリティー) の  
モモにガルで、リードフレームを用いた音源停止  
モモ体音源に反する。

{00021}

(反応の区域) 反応により用いられたいろいろな接合形式の=基は各段 (プラスチックリードフレームパッケージ) に、一覧に表してある。に示されたるような構造であり、これはモード：S101を示すとダイパッドS1S110。反応の区域と反応過程を行うためのアフターリードR1S13、アフターリードR1S13に一括となつたインナーリードR1S12、およびインナーリードR1S12の先端部とモード：S1S20のモードパッドS1S21とを実現するためのワイヤR1S30、モード基R1S30の接合部とモード：S1S20のモードパッドS1S21とを接合するためのワイヤR1S31である。

こ、おほ！S4Cにより作成してパッケージとしたもので、エコヌミテ：S2Cの電極パッド1521に付けておう日のインヒーリー：1512を充電とすらものであ

三、そして、このような反戻式止型のキは体部の歯立  
部に沿って剛いながら（本筋）リードフレームに、一矢

FEを右端にしたときのダイバッド1511と、ダイバッド1511の左端に右行されたときのエテとは並ぶたが

のインナーリード 1512、底インナーリード 1512 に通じて内外部との通風を行うためのエフターーリード 1513、底面以上下部風のダムとなるダムバー 1514

14. リードフレーム1510全体を支撐するフレーム(2)を1515で支えており、逆元、コバルト、  
マグネシウム、アルミニウム、チタンなどの金属

さなに塗れた墨を用い、プレスをししくてエッテン  
ソによりおこされていた。同、図15 (b) (c)

(0002) この二つはリードフレームを構成した複数の

止留のキヌハシ太（プラスティックリードフレームハンジング）においても、モニタ部の風呂戸小にのみ表示部の位置変化にはい、トロコロ化かつモニタ部の



西、第2面、第3面、あくまでの4面を示しており、かつ  
第1面にリードフレーム三枚と同じく他の枚の一  
方の面と同一面にあって第2面に向を合っており、  
第3面、あくまでにインテーリードの内側に向かって凹  
だ形に形成されていることを凸凹とするものである。  
また、此枚の右端部止部は全体的に、2枚エンシシ  
ング加工によりインテーリードの端部がリードフレームと  
同の面をくりぬいてある形で加工されたリードフレームを  
示す。又2枚のインテーリードは、リードフレームに、リ  
ードフレーム表面よりし向のインテーリードと、逆イ  
ンテーリードに一様に形成したリードフレームを1枚と  
同じく他の内側面と形成するための凸の端子部とを  
示し、且つ、端子部はインテーリードの内側において  
インテーリードに対して組み方向に固定して抜けられて  
おり、端子部の元の一面を引出用端子部から突出させて  
て端子部とし、端子部の内側の内側を引出用端子部から  
突出させており、インテーリードは、引出部が4方  
であります。第、第2面、第3面、第4面の4面を示してお  
り、かつ第1面にリードフレーム三枚と同一面に  
てある一方の面と同一面にあって第2面に向を合って  
おり、第3面、第4面にインテーリードの内側に向か  
って凹んだ形に形成されていることを凸凹とするもの  
である。そして、上記において、これは主子に、インテ  
ーリード端部にはりこり、並にはりこり子の内側（パッ  
ド）にワイヤにてインテーリードと電気的に接続されて  
いることを示すとするものである。また、リードフレ  
ームにダイパッドを示し、エポキシ樹脂にダイパッド上に  
接着、固定されていることを凸凹とするものであり、リ  
ードフレームにダイパッドを示さないもので、エポキ  
シ樹脂にインテーリードとともに接着用テープにより固定  
されていることを示すとするものである。また、上記に  
おいて、リードフレームにダイパッドを示さないもの  
で、エポキシ樹脂にインテーリードとともに接着用テ  
ープにより固定されていることを凸凹とするものであ  
る。また、上記において、エポキシ樹脂に、半導体素子の  
電極部（パッド）の面をインテーリードの裏面に接着  
接着用テープにより固定されており、エポキシ樹脂の電極  
部（パッド）にワイヤによりインテーリードから、これ  
電気的に接続されていることを示すとするものである。  
また、上記において、エポキシ樹脂は、パンプによりイン  
テーリードの裏面に固定され、電気的にインテーリー  
ドと接続して、このことを示すものである。又、上記に  
おいて、エポキシ樹脂の元の面にヒダ等からなら端子部を  
凹む、端子部を引出用端子部から突出させておき、ヒダ  
等からなら端子部に引出用端子部から突出させておきしのが  
目的であるが、必ずしも突出せらるる面はない。また、エ  
ポキシ樹脂の内側の裏面にはヒダ等から突出させてお  
き、その二面に形成するヒダ等から突出させておき、その二面に  
ヒダ等から突出させておきしのが、引出用端子部から突出させて  
おきしのが、引出用端子部から突出させておきしのが、  
(0008)

昭和29-8205

(4月) 本日の本題は止錠を複数個に、止錠のうち  
に開示することにより、リードフレームを支えた止錠  
止錠を複数個において、多子化に応じて、且つ、  
複数の图13 (b) に示す複数リードフレームを支えた  
止錠のよう、アクリルートのラミネーティングニットをそ  
そとしないで、これらの工場に応じて複数していこ  
アクリルートのスリューのない超やアクリルートのニ  
ット (コープラテリティー) の位置を全く置くことか  
でどうすれば複数の止錠を可能とするのである。ま  
たは、2枚ニッティング板工によりインテーリードの止  
錠の底面よりも板面に外側加工された。どちら、イン  
テーリードを板面に加工された多ビンのリードフレーム  
を用いることにより、やはり複数の多ビン化に応じてお  
るとしている。又に、图14に示す複数  
ニッティングにより外側加工されたリードフレームを用い  
ることにより、インテーリードの底面にニットをもつ  
てお、タイトボンディング板のよいものとしている。  
たゞ1枚シリコン板で、又2枚、又3枚にインテーリー  
ドに並んでおうたのインテーリード板は、多子してお  
る。且つ、タイトボンディングの半面にモードとされ  
00091

180を取ける必要はなく、図1 (d) に示すような形状で180を取らない段落のままでも良い。

〔00101〕 実験内1のニスヌエは100に直角のリードフレーム130Aに、42×ニッケル-鈍合金を接着としたので、そして、図9 (a) に示すような形状をした。エッチングによりそれを加工されたリードフレーム130Aを用いたものであり、図9 (b) に示すカッタの部分の底面より底面に形成されたインナーリード部131をしつ。ダムバー136は本体封止する部のダムとなる。又、図9 (c) に示すような形状をした、エッチングによりそれを加工されたリードフレーム130Aを、実験内においては用いたが、インナーリード部131と図9 (b) に示すカッタの部分に不満なものであるから、用にこの形状に改定にされない、インナーリード部131の底面には40μm、インナーリード部131底面の底面には0.15mmでリードフレーム底面の底面の底面である。インナーリード部131底面の底面は0.15mmに用ひて底面に20.125m~0.50mm程度で良い。また、インナーリードビンチは0.12mmと長いビンチで、ニスヌエ底面の多点化に用ひてどちらのとしている。インナーリード部131の底面には20.131ヘッドはニスヌエでワイドボンディングしない形状となるべく、図1 (b) に示すように、底面131Aにて底面131Aにはインナーリード部へ凹んだ形状をしており、底面131Aにはインナーリード部へ凹んだ形状をしており、底面131A (ワイドボンディング部) を強くしても底面に良いものとしている。

〔00111〕 実験内においては、インナーリード131の底面が底面へインナーケード132に底面に引かれて三して良い。また図9 (d) に示すような、インナーリード部がそれを用いた底面のリードフレームモニッケンジング部に底面にして用ひて、これに接続する部にニッケンジング加工することに出来ないため、図9 (e) に示すようにインナーリード部底面を運転部131Bにて固定した後にニッケンジング加工した後、インナーリード131部を運転テーブ160で固定し (図9 (f)) (g) が、次いでプレスにてニスヌエ底面が底面の底面には干渉の運転部131Bを固定し、この位置でニスヌエ底面をしてニスヌエ底面を用ひて、 (図9 (h)) (i) が、

〔00121〕 本に実験内1の底面に底面ニスヌエ底面の底面底面を底面に用ひて底面に用ひて、元で底面するニッケンジング加工にてカッタ加工された、図9 (j) に示すリードフレーム130Aを、インナーリード131の底面の底面131Aが底面で上になるようにして用ひました。 (図9 (k)) (l) が、

次いでニスヌエニスヌエ110の運転部111側の底面を底面にして、ニスヌエモディパッド135上になど、図9 (m) が、

インテーリードテスル131Aを用いた。(S)

(c) S1回目のエッティング加工にて仕上された、リードフレーム面に干渉したニッティング跡面に干渉であるが、この面も同じ2面にインテーリード面にへこんだ凹みである。次いで、次々、エッティング面を130Aまで仕上げた。レジストパターンが形成されたリードフレームはS41110の面にニッティングし、ベタス(チタニウム)に干渉されたスーの凹部1150のGモルがリードフレーム凹部の凹2/3程度に達した時までエッティングを止めた。(S11 (d))

S2回目のエッティングにおいては、リードフレーム

面S41110の面から同時にニッティングを干渉したが、

必ずしも面から面にエッティングする必要はない、本

スル面のように、S1回目のエッティングにおいてリード

フレーム面S41110の面から同時にエッティングする

理由は、面からエッティングすることにより、RとTを

S2回目のニッティング面を干渉するため、レジスト

パターン920A側からのみのS2回目のエッティングの場合は

、S1回目エッティングとS2回目エッティングのト

タル面が干渉する。次いで、スーの凹部1150

の面に干渉されたスーの凹部1150にニッティングを元

1180としての前エッティングなのあるホットメルトコ

ンクスル(ブレインク、元ニッキングの凹凸)スル

MR-WB6)を、ダイコータを用いて、干渉し、ベタ

ス(チタニウム)に干渉されたスーの凹部1150に干渉さ

んだ。レジストパターン1120A上も干渉を

1180に干渉されたはなしとした。(S11

(e))

エッティングを元S1180で、レジストパターン112

-0A上全面に干渉する必要はないが、スーの凹部115

0をさしつかにのみ干渉することに決意した。(S11

(c))に示すように、スーの凹部1150とともに、ス

ーの凹部1150の全面にエッティングを元S1180

を干渉した。スル面内で更に干渉したニッティングを元S11

80は、アルカリなど面のウツクスであるが、基本的に

エッティング面に凹凸があり、ニッティング面にある程度の

干渉のあるものが、干渉し、特に、上記ウツクスに

規定されたU.V.硬化波のものこじまないにこのようにエ

ッティングを元S1180をインテーリード先端部の凹

を干渉するためのパターンが形成された面の凹部と

スーの凹部1150で干渉することにより、次いで

のエッティング面にスーの凹部1150が干渉されて干

くならないようにしていふとともに、干渉するニッテン

グ加工においては、前段の干渉を干渉を干渉してお

り、スーを干渉することにより部分的にリードフレームを

干渉しながらスーをスーを干渉する方だとが干渉しては

ており、リードフレームを干渉を干渉した部分において

に、特に、鋭角な干渉がでるようにしておる。(S11

(c))に示す、上記の方法においては、インテーリ

ード先端部1111Aの外側加工は、スーの凹部116

0の基部と、基部内にはられるインテーリード先端部の

端部上に干渉を干渉して、例えば、基部1150mm

さて戻くと、図11(c)に示す、 $W_1 = 1.00 \mu\text{m}$ として、インナーリード先端部ピッチが0.15mmまで加工可能となる。直径1を3.0μmに拡張して戻すと、半径W1を7.0μmに改めると、インナーリード先端部ピッチが0.12mmまで加工が可能となるが、直径1、半径W1のとり方次第でインナーリード先端部ピッチ0.12mmに近いピッチまで加工が可能となる。ちなみに、インナーリード先端部ピッチ0.08mm、 $W_1 = 2.5 \mu\text{m}$ で $W_1 < 0 \mu\text{m}$ 反応が可能となる。

(0017) エヌヌヌのニヌヌニヌに用いらべたリードフレームのインナーリードモードの断面図を示す。S13(イ)(a)に示すようになっており、ニッティング部を除く131Aの部分はW1にはばくで、左端部のW2より右側で大きくなっており、W1、W2(m)0.004m)、としこの部分の長さを万円のWのWより少し大きくなっている。このようにインナーリードモードの断面に広くなつた断面図はであるため、どうやらこの上にいても車体部(図示せず)とインナーリードモード部131Aとクライアントモード120Bによる構成(ボンディング)がしまいものとなっていらが、ヌヌヌの場合はニッティング部(図13(ロ)(a))をボンディング部としている。また、131Aの左端部にノブンフレームによくする部、131Aの右端部にリードフレームミリ部121A、121Bにのつとある。ニッティングニヌヌ部がアラビの無い部であるなり。図13(ロ)の(a)の場合に、左端部(ボンディング)は左が奥から、右13(ハ)は左から右に示す加工方法にてたすされたリードフレームのインナーリードモード部131Aと車体部(図示せず)との接続(ボンディング)を示すものであるが、この場合はインナーリードモード部131A

の所に平左ではあるが、この部分の平左元板は  
べつなくとれない。また両面ともリードフレーム  
である。表面（ポンディング）面にはエコロジカル  
チタンエミッタより引く。Q13 (二) にプレス（ニ-  
ング）によりインナーリード元板を飛曲にしたまに  
チタンエミッタによりインナーリード元板：33：C  
13310を加工したものの、ニードルエミッタ（S）元板  
との組合（ポンディング）を示したものであるが、こ  
れをプレス（ニンギング）で示したものであるが、こ  
れを示すにはアーチ形が既に示すように平左になつて、  
10 ため、どちらの面を用いてもよい。


(0018) 次に支尾内1の扇門H止型ニまたは支尾の支尾門を示げる。図3 (a) ～図3 (c) は、それぞれ、  
は支尾内1の扇門H止型ニまたは支尾の支尾門の構造にて  
ある。図3 (a) に示す支尾内1の扇門H止型ニは、支尾門  
1の扇門H止型とに、ダイバッド135の扇門が支尾門1  
の扇門H止型に、ダイバッド135が支尾門1に固定してい  
る。ダイバッド135が支尾門1に突出してい  
る。ダイバッド135が支尾門1に突出してい  
ることにより、支尾門1に比べ、扇の扇門H止型が倒れて  
いる。支尾門1や図3 (a) に示す支尾門1  
とは、チヨセニ子110の内をが直なり、ワイドポンデ  
イング面をリードフレームの第1面に並べてい  
る。図3 (b) ～図3 (c) は、図3 (a) に示す支尾門1に  
示す支尾門1は、セフ  
テル支尾門1。図3 (a) に示す支尾門1、図3 (b) に  
示す支尾門1において、チヨセのヒモからなるコテロを並  
べて、チヨセの面を直角チヨセ面として用いてい  
る。且ほチヨセを構成するチヨセ

例にワイド220により、インテリード231の表2  
面231へ0と云はれている。エヌモウの場合は、  
表231を0と読みに、これは表200と表201との  
電気的な関係に、モード233の元表に記載された  
ニコイのニモからうたう表モード233へを介してプリント  
表モードへと表示することにより行かれる。


以上が左方、350は高密度テープである。これを350の場合は右方に於いては、半音は上部を100に、パンダ311によりインナーリード3301の次2面3311:8に固定され、実際にインナーリード3311と固定している。リードフレーム3301は、図10(a): 610(b)に示すかたのじので、図11に示すニッケルケミカルにより固定されたものを示している。図12(a): (b)に示すように、インナーリード3311の左右部はW1A, W2A (約100μm)ともこの部分の板厚は約50μmのW1Aよりも大きくなっている。また、インナーリード3311の次2面3311Aはインナーリードの内側に向かって凹んだ形状で、スリップ33: Aと並んであることより、インナーリードの表面化にかかるとともに、インナーリード3311の次2面3311Aにおいて、ニッケルニチタンとパンプにて全表面に形成する口に、図12(c): (d)のようになるがしないじのこでいる。また、ニッケルニチタンの場合は、元モードや次モードの大きさと同時に、モード2面3300とモード4面との交わる位置に、モード3333次モードに及ぼされたニッケルニチタンからなるモード3333Aを介してプリント基板へ荷物を貢することによりだれかう。




190	ードフレームニタク
200	1331A6
260	イニング田
使用テープ	1410
270	ードフレームニタク
盤固定テープ	1420
350	オトレジスト
使用テープ	1430
470	ジストバーン
8生辰	1440
1110	シナーリード
ードフレームラム	1510
1120A, 1120B	ードフレーム
ジストバーン	1511
1130	イバッド
一の辻ニ元	1512
1140	シナーリード
二の辻ニ元	1512A
1150	シナーリード元
一の辻	1513
1160	フターリード
二の辻	1514
1170	ムバード
モハ	1515
1180	レーム元(ムバード)
シテングモハ	1520
1320A, 1320C, 1320D	モハ
イテ	1521
1321B, 1321C, 1321D	ムバード(ムバード)
モハ	1530
1331B, 1331C, 1331D	モハ
シナーリードモハ	1540
1331A2	止用




(E2)




(E6)




(c)




(d)





(e)



(f)



(c)




(E3)


(a)




(b)




(c)




(d)




(e)




(f)




(g)







6101



121



۱۴۵



(2 : 2)

